by
Sean Pelletier - Thu, Jan 19, 2006
EE Times has discovered some interesting information regarding a new partnership AMD has developed that could result in processors using up to 5MB L2 cache in the very near future. Dubbed Z-RAM, this new memory technology from Innovative Silicon uses a SOI process to allow for some extremely dense and higher capacities. Two years from now,...
Read more...