Intel Penryn and Nehalem Details Emerge

After Penryn and the 45nm High-K silicon technology introduction comes Intel's next-generation microarchitecture, dubbed Nehalem, which is slated for initial production in 2008. With Nehalem Intel plans to deliver further performance and energy efficiency gains, and more performance-related features and capabilities for new and improved applications.

Below is a list of the new initial disclosures Intel has made regarding the Nehalem microarchitecture:

Intel Nehalem Core Details
Features and Enhancements
  • Dynamically scalable for leadership performance on demand with energy efficiency
    • Dynamically managed cores, threads, cache, interfaces and power
    • Leverages leading 4 instruction issue Intel Core microarchitecture technology
    • Simultaneous multi-threading (similar to Intel Hyper-threading technology) returns to enhance performance and energy efficiency
    • Innovative new Intel SSE4 and ATA instruction set architecture additions
    • Superior multi-level shared cache leverages Intel Smart Cache technology
    • Leadership system and memory bandwidth
    • Performance enhanced dynamic power management


  • Design scalable for optimal price/performance/energy efficiency in each market segment
    • New system architecture for next-generation Intel processors and platforms
    • Scalable performance: 1 to 16+ threads, 1 to 8+ cores, scalable cache sizes
    • Scalable and configurable system interconnects and integrated memory controllers
    • High performance integrated graphics engine for client

        

According to Intel, Nehalem is the company's first truly dynamically scalable microarchitecture and Intel considers the Nehalem system and interconnect architectures the biggest system architecture transition since the introduction of the FSB.

Nehalem is a new microarchitecture that leverages much of the technology introduced with the Conroe. With Nehalem, however, each processor core is capable of executing two threads simultaneously, similar to the way Hyper-Threaded worked.  Nehalem also features a multi-level shared cache architecture, with the last level of cache being shared, which balances on-die resource across multiple threads.

Nehalem is also natively architected to take full advantage of 45nm, and with Nehalem will come a totally new system architecture and a next-gen platform architecture. There will be different sockets across different market segments with configurations capable of handling 1 - 16+ threads (8 Cores) and 1 - 8+ cores (16 threads).

Perhaps in its biggest departure from current products, Nehalem will feature a new link-based architecture, with some configurations sporting integrated DDR3 memory controllers, and integrated graphics for some market segments. Intel was unclear how the memory controllers and integrated graphics would be configured, but it was said that the graphics core will reside in the processor socket, not necessarily on the same die though.  Intel did not disclose how many links would be part of the architecture, core configurations, etc. They simply wanted to describe some of the possibilities of the new platform and system architectures.

According to Intel, Nehalem is on track for '08 and designs featuring 8 cores are already underway.

Discuss This Article In Hothardware's PC Hardware Forum Now!


Tags:  Intel, Nehalem, Merge, HAL, Penryn, pen, Mer, eta, eme, TAI, AI, and
Marco Chiappetta

Marco Chiappetta

Marco's interest in computing and technology dates all the way back to his early childhood. Even before being exposed to the Commodore P.E.T. and later the Commodore 64 in the early ‘80s, he was interested in electricity and electronics, and he still has the modded AFX cars and shop-worn soldering irons to prove it. Once he got his hands on his own Commodore 64, however, computing became Marco's passion. Throughout his academic and professional lives, Marco has worked with virtually every major platform from the TRS-80 and Amiga, to today's high end, multi-core servers. Over the years, he has worked in many fields related to technology and computing, including system design, assembly and sales, professional quality assurance testing, and technical writing. In addition to being the Managing Editor here at HotHardware for close to 15 years, Marco is also a freelance writer whose work has been published in a number of PC and technology related print publications and he is a regular fixture on HotHardware’s own Two and a Half Geeks webcast. - Contact: marco(at)hothardware(dot)com

Related content